

Rec'd PCT/PTO 14 JUL 2005

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau



10/54237842378



(43) International Publication Date
29 July 2004 (29.07.2004)

PCT

(10) International Publication Number
WO 2004/064101 A1

(51) International Patent Classification⁷: H01J 1/30

(21) International Application Number:
PCT/KR2003/002851

(22) International Filing Date:
26 December 2003 (26.12.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10-2003-0002716 15 January 2003 (15.01.2003) KR

(71) Applicant (for all designated States except US): POSTECH FOUNDATION [KR/KR]; San 31, Hyoja-dong, Nam-gu, 790-784 Pohang-city, Kyungsangbuk-do (KR).

(72) Inventors; and

(75) Inventors/Applicants (for US only): LEE, Kun-Hong [KR/KR]; Dept. of Chemical Engineering, Pohang University of Science and Technology, San 31 Hyoja-dong,

Nam-gu, 790-784 Pohang-city, Kyungsangbuk-do (KR). HWANG, Sun-Kyu [KR/KR]; Dept. of Chemical Engineering, Pohang University of Science and Technology, San 31 Hyoja-dong, Nam-gu, 790-784 Pohang-city, Kyungsangbuk-do (KR). LEE, Ok-Joo [KR/KR]; Dept. of Chemical Engineering, Pohang University of Science and Technology, San 31 Hyoja-dong, Nam-gu, 790-784 Pohang-city, Kyungsangbuk-do (KR).

(74) Agent: LEE, Young-Pil; The Chunghwa Building, 1571-18 Seocho-dong, Seocho-gu, 137-874 Seoul (KR).

(81) Designated States (national): CN, JP, US.


(84) Designated States (regional): European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR).

Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: FIELD EMISSION DISPLAY WITH INTEGRATED TRIODE STRUCTURE AND METHOD FOR MANUFACTURING THE SAME



(57) Abstract: A field emission display (FED) with an integrated triode structure is provided. The FED can be manufactured without using a complex packaging process and have a significantly reduced well diameter and a significantly reduced cathode-to-anode distance. In the FED, front and rear panels form a single body using an anode insulating layer as an intermediate. A method for manufacturing the FED using anodic oxidation is also provided.

WO 2004/064101 A1

FIELD EMISSION DISPLAY WITH INTEGRATED TRIODE STRUCTURE AND METHOD FOR MANUFACTURING THE SAME

Technical Field

5 The present invention relates to a field emission display (FED).

Background Art

10 Field emission displays (FEDs) are those that emit light by collision of phosphors with cold electrons which are emitted into a vacuum from the surfaces of metals and semiconductors by tunneling effect caused under strong electric field.

15 FEDs emit light when phosphors are stimulated by an electron beam, like cathode ray tubes (CRTs). Therefore, FEDs have many advantages such as full color, full gray scale, high brightness, fast response time, wide viewing angle, wide operation temperature and humidity range. Furthermore, FEDs can be realized in the form of flat panel displays (FPDs) that are thin and lightweight, and emit little electromagnetic rays.

20 FEDs can be used not only as image display devices, but also as vacuum fluorescent displays, fluorescent lamps, white light sources, and back lights of liquid crystal displays (LCDs).

An example of a typical structure of FEDs is illustrated in FIG. 1.

25 A cathode 2 made of electroconductive metal and a resistive layer 3 made of amorphous silicon (a-Si) are sequentially formed on a substrate 1. A gate insulating layer 4 made of an insulating material is formed on the resistive layer 3 and has a well 4a in which a portion of the surface of the resistive layer 3 is exposed. An emitter 5 is positioned on the exposed surface of the resistive layer 3 in the well 4a. The gate insulating layer 4 has thereon a gate electrode 6 with a gate 6a corresponding to the well 4a. The substrate 1, the cathode 2, the resistive layer 3, the gate insulating layer 4 having the well 4a, the

emitter 5, and the gate electrode 6 constitute a rear panel.

An anode 7 as a transparent electrode is positioned above the gate electrode 6 while being spaced apart from the gate electrode 6 by a predetermined distance. The anode 7 is formed on the inner surface of 5 a front plate 8 that forms, together with the substrate 1, a hermetically sealed vacuum gap. A phosphor layer (not shown) is formed on or adjacent to the inner surface of the anode 7. The anode 7, the phosphor layer, and the front plate 8 constitute a front panel.

The rear and front panels are spaced a predetermined distance 10 apart from each other by a spacer (not shown) and edges of them are hermetically sealed. A vacuum gap is defined between the rear and front panels.

The operation principle of FEDs is as follows. A voltage is applied between the gate electrode 6 and the cathode 2 using various 15 matrix addressing techniques. When a voltage is applied between the gate electrode 6 and the cathode 2, tunneling effect takes place, and thus, electrons are emitted from the emitter 5. The electrons are accelerated by anode voltage and then hit the phosphor layer positioned on the inner surface of the anode 7. The stimulated phosphor layer 20 emits light.

In order to facilitate electron emission from the emitter by tunneling effect, a distance between the tip of the emitter and the gate 6a must be short. In this regard, it is advantageous to set the diameter of the well to be shorter. Recently, efforts have been made to form the 25 well having its diameter of about 0.5 to 2 μm , preferably 1 μm or less. By way of an example, Korean Patent Application Laid-Open Publication No. 2002-0041665 discloses a method of forming a well with a sub-micro diameter using an anodic oxidation process.

In FEDs, as a gap between the rear and front panels increases, a 30 distance between the cathode and the anode increases. In this regard, in order to directly head electrons emitted from the emitter toward the

anode, a significantly high voltage must be applied between the cathode and the anode. However, such a high voltage requires an increase of capacities of devices used in a drive circuit for FEDs, whereby increase of a production cost of FEDs is incurred. In addition, when an operation 5 voltage of FEDs increases, an electric power consumption of FEDs increases as well.

In conventional FEDs, rear and front panels are manufactured in separate fabrication processes and then assembled while maintaining a predetermined gap therebetween by a spacer. However, those skilled 10 in the art would understand that a packaging process of assembling front and rear panels after installing a spacer between the front and rear panels is an undue burden process.

Disclosure of the Invention

15 The present invention provides a field emission display (FED) with an integrated triode structure. The field emission display can be manufactured without using a complex packaging process and have a significantly reduced well diameter and a significantly reduced cathode-to-anode distance.

20 The present invention also provides a method for manufacturing the FED.

According to an aspect of the present invention, there is provided a FED with an integrated triode structure, comprising: a substrate; a cathode layer positioned on the substrate; a gate insulating layer, which 25 is positioned on the cathode layer and has a plurality of sub-microholes arranged in a regular pattern; a gate electrode layer, which is positioned on the gate insulating layer and has a plurality of sub-microholes arranged in the substantially same pattern as that of the sub-microholes in the gate insulating layer; an anode insulating layer, which is positioned 30 on the gate electrode layer and has a plurality of sub-microholes arranged in the substantially same pattern as that of the sub-microholes

in the gate insulating layer; emitters, which are positioned in wells defined by the sub-microholes in the gate insulating layer, the gate electrode layer and the anode insulating layer, and the emitters being adhered to the cathode layer; a phosphor layer positioned on the anode insulating layer; and an anode layer positioned on the phosphor layer.

5 The FED with an integrated triode structure may further comprise a resistive layer to be positioned between the cathode layer and the gate insulating layer. In this case, the emitters are adhered to the resistance layer.

10 According to another aspect of the present invention, there is provided a method for manufacturing a FED with an integrated triode structure, the method comprising: (a) forming, on a substrate, a cathode layer, a gate insulating layer, a gate electrode layer, and an aluminum layer, in order; (b) converting the aluminum layer to an alumina layer 15 using anodic oxidation, until the alumina layer has sub-microholes in a regular arrangement pattern and a barrier layer remained at the lower part of the sub-microholes; (c) extending the depth of the sub-microholes in the alumina layer to the surface of the cathode layer; (d) forming emitters in the sub-microholes, the emitters being adhered to the cathode layer; (e) forming a phosphor layer on the alumina layer; and (f) forming an anode layer on the phosphor layer under vacuum atmosphere.

20 Another embodiment of the method for manufacturing a FED with an integrated triode structure, comprises: (a) forming, on a substrate, a cathode layer, a gate insulating layer, a gate electrode layer, an anode insulating layer and an aluminum layer, in order; (b) converting the aluminum layer to an alumina layer using anodic oxidation, until the alumina layer has sub-microholes in a regular arrangement pattern and a barrier layer remained at the lower part of the sub-microholes; (c) 25 extending the depth of the sub-microholes in the alumina layer to the surface of the cathode layer; (c1) removing the alumina layer; (d) forming 30

emitters in the sub-microholes, the emitters being adhered to the cathode layer; (e) forming a phosphor layer on the anode insulating layer; and (f) forming an anode layer on the phosphor layer under vacuum atmosphere.

5

Brief Description of the Drawings

FIG. 1 shows an example of the structure of a conventional field emission display (FED);

10 FIG. 2 shows a FED with an integrated triode structure according to an embodiment of the present invention;

FIGS. 3A through 3F show subsequent processes for fabrication of a FED with an integrated triode structure according to an embodiment of the present invention;

15 FIGS. 4A through 4F show subsequent processes for fabrication of a FED with an integrated triode structure according to another embodiment of the present invention;

FIG. 5A is a photograph showing a well pattern of an alumina layer formed according to an embodiment of the present invention; and

20 FIG. 5B is a photograph showing the longitudinal sections of wells formed according to an embodiment of the present invention.

Best mode for carrying out the Invention

A field emission display (FED) with an integrated triode structure of the present invention comprises a substrate; a cathode layer positioned on the substrate; a gate insulating layer, which is positioned on the cathode layer and has a plurality of sub-microholes arranged in a regular pattern; a gate electrode layer, which is positioned on the gate insulating layer and has a plurality of sub-microholes arranged in the substantially same pattern as that of the sub-microholes in the gate insulating layer; an anode insulating layer, which is positioned on the gate electrode layer and has a plurality of sub-microholes arranged in the

substantially same pattern as that of the sub-microholes in the gate insulating layer; emitters, which are positioned in wells defined by the sub-microholes in the gate insulating layer, the gate electrode layer and the anode insulating layer, and the emitters being adhered to the 5 cathode layer; a phosphor layer positioned on the anode insulating layer; and an anode layer positioned on the phosphor layer.

The FED with an integrated triode structure may further comprise a resistive layer to be positioned between the cathode layer and the gate insulating layer. In this case, the emitters are adhered to the resistive 10 layer.

FIG. 2 shows a schematic structure of a FED according to an embodiment of the present invention. Referring to FIG. 2, a cathode layer 120 is positioned on a substrate 110. A resistive layer 130 is positioned on the cathode layer 120. A gate insulating layer 140 is positioned on the resistive layer 130. A gate electrode layer 160 is positioned on the gate insulating layer 140. An anode insulating layer 170 is positioned on the gate electrode layer 160. A phosphor layer 180 is positioned on the anode insulating layer 170. An anode layer 190 is positioned on the phosphor layer 180.

20 The term, "integrated triode structure" as used herein refers to a distinctive structure of the present invention in which front and rear panels form a single body using the anode insulating layer 170 as an intermediate, in contrast to a conventional FED structure having a continued vacuum gap defined between front and rear panels by a 25 spacer.

The cathode layer 120 and the gate electrode layer 160 may be patterned in a stripe form to realize matrix addressing. The cathode layer and the gate electrode layer may be arranged in such a way that stripes of both layers are orthogonal to each other. The anode layer 30 190 may be formed in a thin film covering a whole plane of the FED. In a case where the FED is used as a back light for a liquid crystal display

(LCD), since there is no need to realize matrix addressing, the cathode layer 120 and the gate electrode layer 160 may be formed in a thin film covering a whole plane of the FED, not in a stripe form. The cathode layer 120, the resistive layer 130, and the gate electrode layer 160 may 5 have various other types of circuit patterns.

In the gate insulating layer 140, the gate electrode layer 160, and the anode insulating layer 170, there are a plurality of through sub-microholes. Respective hole patterns of the gate insulating layer, the gate electrode layer, and the anode insulating layer are in 10 substantially the same form. Therefore, the sub-microholes of the three layers form unitary channels that extend through the three layers. The respective sub-microholes in the gate insulating layer, the gate electrode layer, and the anode insulating layer may have the substantially same or different diameters. Wells 200 are defined by the sub-microholes of the 15 three layers that form unitary channels.

The diameter of the wells 200 determines a distance between the tips of emitters 150 and the gate electrode layer. In this regard, the diameter of the wells 200 determines a desired value of an operation voltage applied to the gate electrode layer. That is, the diameter of the 20 wells 200 can be determined depending on a desired value of an operation voltage applied to the gate electrode layer.

For example, the diameter of the wells may be several micrometers (μm) or less. The lower limit of the diameter of the wells may also be much smaller according to available minimal dimensions of 25 the emitters 150. More preferably, the diameter of the wells is 1.0 μm or less, still more preferably, in the range of about 4 to 500 nm. Such small-diameter sized wells can significantly reduce an operation voltage applied to the gate electrode layer.

In order for such small-diameter sized wells to be uniformly 30 formed over a large surface area, an etching process including anodic oxidation or a conventional photolithography can be used.

The emitters 150 are positioned in the respective wells 200 and adhered to the resistance layer 130. The height of the emitters 150 is adjusted such that the tips of the emitters 150 are as close as possible to the gate electrode layer 160. For example, the emitters 150 may be 5 cone-shaped, microtips or carbon nanotubes. The resistive layer 130 serves to enhance uniformity of a current that flows in the emitters 150. The resistive layer 130 may be omitted. If the resistive layer is omitted, the emitters are adhered to the cathode layer.

10 The anode insulating layer 170 is an electrical insulator, and serves to maintain an appropriate distance between the emitters 150 and the anode layer 190 and as an intermediate for integrating front and rear panels. In addition, due to the anode insulating layer 170, the wells 200 forms respective separated discharge spaces. Therefore, electrons emitted from the emitters 150 hit only corresponding portions of the 15 phosphor layer that are positioned directly above the wells 200.

In a conventional FED, rear and front panels maintain a gap therebetween by pillar-shaped spacers which are installed at several spots therebetween. Therefore, a continued vacuum gap is formed between rear and front panels. In this case, installing the spacers is 20 troublesome. In addition, there arises a problem in that electrons emitted from an emitter may hit a phosphor in a neighboring pixel, not a phosphor in a corresponding pixel.

The anode insulating layer 170 used in the FED of the present invention solves these problems caused in a conventional FED.

25 With respect to an operation voltage of the anode, it is preferable to set the thickness of the anode insulating layer 170 to be as thin as possible. However, if the thickness of the anode insulating layer 170 is too thin, emission of electrons from the emitters 150 may also take place by an electric field from a voltage applied to the anode layer 190, in 30 addition to by an electric field from a voltage applied to the gate electrode layer 160. If electrons are emitted from the emitters 150 by a

voltage applied to the anode layer 190, wrong operation of the FED may occur. Therefore, it is preferable to set the thickness of the anode insulating layer 170 to as small as possible, taking into account the design values of a voltage applied to the anode layer 190 and a voltage applied to the gate electrode layer 160, and the diameter of the wells 200.

5 For example, the thickness of the anode insulating layer 170 may be in the range of about 100 nm to 10 μm .

10 The phosphor layer 180 is positioned on the anode insulating layer 170. The phosphor layer 180 may comprise a monochromic phosphor or two or more types of phosphors. When the FED of the present invention is used as a color image display device, the phosphor layer 180 may comprise a red phosphor, a green phosphor, and a blue phosphor and these phosphors may be arranged in a regular pattern to form pixels. The phosphor layer 180 may further comprise a black 15 matrix for identifying boundaries of pixels.

20 The anode layer 190, positioned on the phosphor layer 180, can cover the whole surface of the phosphor layer 180. Furthermore, the anode layer 190 serves as a sealing member so that each of the wells 200 can maintain a vacuum state. That is, the anode layer can 25 hermetically seal discharge spaces defined by the wells. Preferably, the anode layer 190 is made of a transparent electrode material so that light emitted from the phosphor layer 180 is well transmitted.

25 The FED of the present invention may further comprise a front plate (not shown) to be positioned on the anode layer 190. The front plate serves to increase the sealing function of the anode layer 190 and prevent the anode layer 190 from being exposed outside.

30 According to an embodiment of the FED provided with the front plate, the anode layer 190 may be adhered to a surface of the front plate and the phosphor layer 180 may be adhered to the anode layer 190. In this case, the sealing function of the anode layer is not requisite. The anode layer may have various types of circuit patterns. When the front

plate to which the phosphor layer and the anode layer are adhered are placed on the anode insulating layer 170, edges of the FED are hermetically sealed. At this time, the anode insulating layer 170 and the phosphor layer 180 are in contact with each other.

5 According to the present invention, there are no particular limitations on the materials, shapes, and dimensions of the substrate 110, the cathode layer 120, the resistive layer 130, the gate insulating layer 140, the gate electrode layer 160, the emitters 150, the anode insulaing layer 170, the phosphor layer 180, the anode layer 190, and the front 10 plate (not shown). Therefore, all the materials, shapes, and dimensions to be used in FEDs may be applied to the present invention.

In particular, suitable materials for the anode insulating layer 170 include, for example, SiO_2 , SiCOH , and insulating metal oxides such as alumina.

15 The present invention also provides a method for manufacturing the above-described FED with an integrated triode structure.

An embodiment of the method, which produces a FED with the anode insulating layer formed of alumina, comprises (a) forming, on a substrate, a cathode layer, a gate insulating layer, a gate electrode layer, 20 and an aluminum layer, in order; (b) converting the aluminum layer to an alumina layer using anodic oxidation, the alumina layer having sub-microholes in a regular arrangement pattern and a barrier layer remained at the lower part of the sub-microholes; (c) extending the depth of the sub-microholes in the alumina layer to the surface of the cathode 25 layer; (d) forming emitters in the sub-microholes, the emitters being adhered to the cathode layer; (e) forming a phosphor layer on the alumina layer; and (f) forming an anode layer on the phosphor layer under vacuum atmosphere.

Step (a) may further comprise forming a resistive layer on the 30 cathode layer. In this case, in step (c), the depth of the sub-microholes is extended to the surface of the resistive layer and, in step (d), the

emitters are adhered to the resistive layer.

Hereinafter, an example of a method for manufacturing a FED with an integrated triode structure of the present invention will be described in detail with reference to FIGS. 3A to 3F.

5 First, referring to FIG. 3A, a material for a cathode layer 121 is applied on a substrate 111 using sputtering, vacuum evaporation, or plating, for example. For example, the substrate may be a nonconducting or semiconductive material. The nonconducting material is a glass or polymer material substrate, for example. The
10 semiconductive material is a silicon wafer, for example. The material for the cathode layer 121 may be, for example, an electroconductive metal material, an electroconductive metal oxide material, an electroconductive metal nitride material, an electroconductive metal sulfide material, an electroconductive polymer material, alone or in
15 combination. Examples of the electroconductive metal material include gold, tungsten, chromium, niobium, aluminum, titanium, and an alloy thereof. Examples of the electroconductive metal oxide material include TiO_2 and Nb_2O_5 . The electroconductive metal nitride material is GaN, for example. Examples of the electroconductive metal sulfide material
20 include ZnS and CdS. Examples of the electroconductive polymer material include polyimides and polyanilines.

On the cathode layer 121 thus formed, a resistive layer 131 is formed using low-pressure chemical vapor deposition or reactive sputtering, for example. The formation of the resistive layer may be omitted. The material for the resistive layer may be amorphous silicon doped with phosphorus (for example), alumina, or the like.

On the resistive layer 131 (on the cathode layer if the resistive layer is omitted) thus formed, a gate insulating layer 141 is formed using low-pressure chemical vapor deposition or reactive sputtering, for
30 example. Suitable materials for the gate insulating layer include SiO_2 , $SiCOH$, and insulating metal oxides such as alumina.

On the gate insulating layer 141 thus formed, a gate electrode layer 161 is formed using sputtering, vacuum evaporation, or plating, for example. The material for the gate electrode layer may be an electroconductive metal material, an electroconductive metal oxide material, an electroconductive metal nitride material, an electroconductive metal sulfide material, an electroconductive polymer material, alone or in combination. Examples of the electroconductive metal material include gold, tungsten, chromium, niobium, aluminum, titanium, and an alloy thereof. Examples of the electroconductive metal oxide material include TiO_2 and Nb_2O_5 . The electroconductive metal nitride material may be GaN. Examples of the electroconductive metal sulfide material include ZnS and CdS. Examples of the electroconductive polymer material include polyimide and polyaniline.

On the gate electrode layer 161 thus formed, an aluminum layer 171 is formed using sputtering, vacuum evaporation, or plating, for example.

The aluminum layer 171 is converted to an alumina layer 171A using the following anodic oxidation. First, the aluminum layer is subjected to electrolytic polishing to eliminate the surface roughness of the aluminum layer. Then, the aluminum layer 171 is set to a positive electrode in an aqueous solution such as phosphoric acid, oxalic acid, sulfuric acid, sulfonic acid, and chromic acid. Then, when a direct current voltage of about 1 to 200 V is applied to the aluminum layer 171, the aluminum layer 171 is converted to the alumina layer 171A. The degree of conversion of the aluminum layer to the alumina layer is proportional to the time required for anodic oxidation. By way of an example, when anodic oxidation is carried out under the conditions including 15°C, 40 V, and 0.3 M aqueous solution of oxalic acid, the aluminum layer is converted to the alumina layer at a rate of about 1 μm thickness per 10 minutes.

When application of a voltage is continued, a large number of

sub-microholes 171H with a nanometer-sized diameter and a regular arrangement are formed in the alumina layer 171A, as shown in FIG. 3B.

Then, a barrier layer 171B is remained at the lower part of the alumina layer 171A.

5 The sub-microholes formed in the alumina layer using anodic oxidation may have a honeycomb pattern composed of an array of hexagonal cells (see FIGS. 5A and 5B). The diameter of the sub-microholes and the number of the sub-microholes per unit area can be adjusted by varying anodic oxidation conditions such as an applied
10 voltage, a type, concentration, and temperature of an electrolyte. By way of an example, when anodic oxidation is carried out at an applied voltage of 25 V, a reaction temperature of 10°C, and 0.3 M aqueous solution of sulfuric acid, the diameter of the resultant sub-microholes is about 20 nm. When anodic oxidation is carried out at an applied voltage
15 of 195 V, a reaction temperature of 0°C, and 0.3 M aqueous solution of phosphoric acid, the diameter of the resultant sub-microholes is about 100 nm. The number of the sub-microholes formed per unit area may be generally in the range of 10^8 to 10^{11} per cm^2 , but may vary depending on an applied voltage. The diameter of the sub-microholes available
20 through anodic oxidation is typically in the range of about 4 to 500 nm. The diameter of the sub-microholes may also be adjusted by post-chemical treatment using phosphoric acid or sodium hydroxide, while the number of the sub-microholes per unit area can remain unchanged. By the post-chemical treatment, the diameter of the
25 sub-microholes may be increased up to, for example, about 500 nm or more. The hole-to-hole distance and the thickness of the barrier layer are proportional to a voltage to be applied upon anodic oxidation. By way of an example, upon anodic oxidation under the conditions including 15°C and 0.3 M aqueous solution of oxalic acid, when an applied voltage increases by 10 V, the hole-to-hole distance increases by about 27 nm. By using such anodic oxidation, the diameter of the sub-microholes
30

formed in the alumina layer can be very easily adjusted to 1 μm or less.

When anodic oxidation is used, the formation of a photoresist layer for well patterning, involved in a conventional FED fabrication process, is omitted. Anodic oxidation allows easy formation of a finer 5 well pattern with more enhanced resolution over a large area, when compared to conventional well patterning by a photoresist layer.

Next, an etching process is carried out to extend the depth of the sub-microholes 171H to the surface of the resistive layer 131. In an embodiment wherein the resistive layer is omitted, the depth of the 10 sub-microholes 171H is extended to the surface of the cathode layer 121.

The useful etching process to be used herein may be ion milling, dry etching, wet etching, or anodic oxidation. By way of a specific example, reactive ion etching using a mixed gas of CF_4 and O_2 can be used. When the barrier layer 171B, the gate electrode layer 161, and the gate 15 insulating layer 141, all of which are positioned under the sub-microholes 171H, are etched using reactive ion etching, wells 200, inside of which the emitters are positioned, are formed, as shown in FIG. 3C. Consequently, the sub-microholes formed in the gate insulating layer, the gate electrode layer, and the alumina layer form unitary channels.

20 When the gate metal layers or the alumina layer are selectively etched using selective soluble chemicals, the diameter of the sub-microholes may vary from layer to layer.

In the case of using an etching process wherein the whole surface 25 of the alumina layer may be etched, it is preferable to form the alumina layer to be thicker than a desired thickness.

Next, the emitters 150 are formed in the respective wells 200 and being adhered to the surface of the resistance layer, as shown in FIG. 3D. The emitters can be formed from a metal material, a semiconductive material, or a carbon material, for example. Examples 30 of the metal material include gold, platinum, nickel, molybdenum, tungsten, tantalum, chromium, titanium, cobalt, cesium, barium, hafnium,

niobium, iron, rubidium, and an alloy thereof. Examples of the semiconductive material include gallium nitride (GaN), titanium oxide (TiO₂), and cadmium sulfide (CdS). Examples of the carbon material include carbon nanofiber, carbon nanotube, carbon nanoparticle, and 5 amorphous carbon.

In an example of formation of the emitters made of a metal material, a direct current-, an alternating current-, or a pulse- voltage is applied to a solution of metal precursor such as metal sulfate, metal nitrate, and metal chloride to thereby grow metal particles in the wells.

10 In this case, the height of growing metal emitters varies depending on the intensity and duration of current applied. Preferably, a metal to be used for formation of the emitters is selected from metals with good heat resistance, for example, such as tantalum, chromium, molybdenum, cobalt, nickel, titanium, and an alloy thereof.

15 In an example of formation of the emitters made of carbon nanotubes, first, a catalytic metal for growing carbon nanotubes is applied to the surface of the resistive layer in the wells. For this, the above-described method for formation of the emitters made of a metal material may be used. Then, carbon source for carbon nanotubes is

20 supplied on the surface of the catalytic metal. By way of an example of a carbon supply method, pyrolysis of a mixed gas of hydrocarbon, carbon monooxide and hydrogen at a temperature in the range of about 200 to 1,000°C, or plasma degradation of the mixed gas can be used. A method of thiolizing pre-synthesized carbon nanotubes and then

25 bonding the thiolized carbon nanotubes to silver (Ag) or gold (Au) may also be used. Pre-synthesized carbon nanotubes may also be applied to the surface of the cathode layer using electrophoresis.

When the resistive layer is omitted, the emitters are formed on the surface of the cathode layer and the above-described methods for 30 formation of the emitters are applied, accordingly.

In each of the wells, only one emitter may be formed.

Alternatively, one or more emitters may also be formed in each of the wells according to the diameter of the wells and the size of the emitters.

After the formation of the emitters, a phosphor layer 181 is formed on the alumina layer 171A, as shown in FIG. 3E. The phosphor layer 5 may be formed using e-beam evaporation, thermal evaporation, sputtering, low-pressure chemical vapor deposition, sol-gel method, electroplating, or electroless plating. In the case of forming a patterned phosphor layer, printing may also be used. In printing, it is preferable to set the size of phosphor particles to be larger than the diameter of the wells. The phosphors may undergo sintering for completion of the 10 phosphor layer. Metal-based phosphors may be angled-deposited using e-beam evaporation and ceramic-based phosphors may be formed using sputtering. In addition, a method of vacuum packaging a front panel provided with the phosphor layer may also be used.

15 The phosphors to be used in the phosphor layer can be selected from high-voltage phosphors and low-voltage phosphors, taking into account a drive voltage to be applied, intensity of a current, and luminous efficiency.

An anode layer 191 is formed on the phosphor layer 181, as 20 shown in FIG. 3F. The anode layer can also serve to hermetically seal discharge spaces defined by the wells so that the discharge spaces are maintained in vacuum states appropriate to electron emission. In order to hermetically seal the discharge spaces in vacuum states, the anode layer is formed under vacuum atmosphere. The anode layer may be 25 formed using e-beam evaporation or thermal evaporation, for example. The anode layer may be made of a transparent electrode material such as indium tin oxide (ITO).

Another embodiment of the method, which produces a FED with 30 the anode insulating layer formed of other materials or alumina, comprises (a) forming, on a substrate, a cathode layer, a gate insulating

layer, a gate electrode layer, an anode insulating layer and an aluminum layer, in order; (b) converting the aluminum layer to an alumina layer using anodic oxidation, the alumina layer having sub-microholes in a regular arrangement pattern and a barrier layer remained at the lower 5 part of the sub-microholes; (c) extending the depth of the sub-microholes in the alumina layer to the surface of the cathode layer; (c1) removing the alumina layer; (d) forming emitters in the sub-microholes, the emitters being adhered to the cathode layer; (e) forming a phosphor layer on the anode insulating layer; and (f) forming an anode layer on the 10 phosphor layer under vacuum atmosphere.

Step (a) may further comprise forming a resistive layer on the cathode layer. In this case, in step (c), the depth of the sub-microholes is extended to the surface of the resistive layer and, in step (d), the emitters are adhered to the resistive layer.

15 Hereinafter, an example of a method for manufacturing a FED with an integrated triode structure of the present invention will be described in detail with reference to FIGS. 4A to 4F.

First, referring to FIG. 4A, a material for a cathode layer 121 is applied on a substrate 111 using sputtering, vacuum evaporation, or 20 plating, for example. For example, the substrate may be a nonconducting or semiconductive material. The nonconducting material is a glass or polymer material substrate, for example. The semiconductive material is a silicon wafer, for example. The material for the cathode layer 121 may be, for example, an electroconductive 25 metal material, an electroconductive metal oxide material, an electroconductive metal nitride material, an electroconductive metal sulfide material, an electroconductive polymer material, alone or in combination. Examples of the electroconductive metal material include gold, tungsten, chromium, niobium, aluminum, titanium, and an alloy thereof. Examples of the electroconductive metal oxide material include 30 TiO_2 and Nb_2O_5 . The electroconductive metal nitride material is GaN,

for example. Examples of the electroconductive metal sulfide material include ZnS and CdS. Examples of the electroconductive polymer material include polyimides and polyanilines.

On the cathode layer 121 thus formed, a resistive layer 131 is 5 formed using low-pressure chemical vapor deposition or reactive sputtering, for example. The formation of the resistive layer may be omitted. The material for the resistive layer may be amorphous silicon doped with phosphorus (for example), alumina, or the like.

On the resistive layer 131 (on the cathode layer if the resistive 10 layer is omitted) thus formed, a gate insulating layer 141 is formed using low-pressure chemical vapor deposition or reactive sputtering, for example. The suitable materials for the gate insulating layer include, for example, silicon oxide (SiO_2), SiCOH, and insulating metal oxides such as alumina.

On the gate insulating layer 141 thus formed, a gate electrode 161 is formed using sputtering, vacuum evaporation, or plating, for example. The material for the gate electrode layer may be an electroconductive metal material, an electroconductive metal oxide material, an electroconductive metal nitride material, an 20 electroconductive metal sulfide material, an electroconductive polymer material, alone or in combination. Examples of the electroconductive metal material include gold, tungsten, chromium, niobium, aluminum, titanium, and an alloy thereof. Examples of the electroconductive metal oxide material include TiO_2 and Nb_2O_5 . The electroconductive metal 25 nitride material may be GaN. Examples of the electroconductive metal sulfide material include ZnS and CdS. Examples of the electroconductive polymer material include polyimide and polyaniline.

On the gate electrode layer 161 thus formed, an anode insulating 30 layer 171 is formed using low-pressure chemical vapor deposition or reactive sputtering, for example. The suitable materials for the anode insulating layer include, for example, silicon oxide (SiO_2), SiCOH, and

insulating metal oxides such as alumina.

On the anode insulating layer 171 thus formed, an aluminum layer 301 is formed using sputtering, vacuum evaporation, or plating, for example.

5 The aluminum layer 301 is converted to an alumina layer 301A using the following anodic oxidation. First, the aluminum layer is subjected to electrolytic polishing to eliminate the surface roughness of the aluminum layer. Then, the aluminum layer 301 is set to a positive electrode in an aqueous solution such as phosphoric acid, oxalic acid, 10 sulfuric acid, sulfonic acid, and chromic acid. Then, when a direct current voltage of about 1 to 200 V is applied to the aluminum layer 301, the aluminum layer 301 is converted to the alumina layer 301A. The degree of conversion of the aluminum layer to the alumina layer is proportional to the time required for anodic oxidation. By way of an 15 example, when anodic oxidation is carried out under the conditions including 15°C, 40 V, and 0.3 M aqueous solution of oxalic acid, the aluminum layer is converted to the alumina layer at a rate of about 1 μm thickness per 10 minutes.

When application of a voltage is continued, a large number of 20 sub-microholes 301H with a nanometer-sized diameter and a regular arrangement are formed in the alumina layer 301A, as shown in FIG. 4B.

Then, a barrier layer 301B is remained at the lower part of the alumina layer 301A.

25 The sub-microholes formed in the alumina layer using anodic oxidation may have a honeycomb pattern composed of an array of hexagonal cells. The diameter of the sub-microholes and the number of the sub-microholes per unit area can be adjusted by varying anodic oxidation conditions such as an applied voltage, a type, concentration, and temperature of an electrolyte. By way of an example, when anodic oxidation is carried out at an applied voltage of 25 V, a reaction 30 temperature of 10°C, and 0.3 M aqueous solution of sulfuric acid, the

diameter of the resultant sub-microholes is about 20 nm. When anodic oxidation is carried out at an applied voltage of 195 V, a reaction temperature of 0°C, and 0.3 M aqueous solution of phosphoric acid, the diameter of the resultant sub-microholes is about 100 nm. The number 5 of the sub-microholes formed per unit area may be generally in the range of 10^8 to 10^{11} per cm^2 , but may vary depending on an applied voltage. The diameter of the sub-microholes available through anodic oxidation is typically in the range of about 4 to 500 nm. The diameter of the sub-microholes may also be adjusted by post-chemical treatment using 10 phosphoric acid or sodium hydroxide, while the number of the sub-microholes per unit area can remain unchanged. By the post-chemical treatment, the diameter of the sub-microholes may be increased up to, for example, about 500 nm or more. The hole-to-hole distance and the thickness of the barrier layer are proportional to a 15 voltage to be applied upon anodic oxidation. By way of an example, upon anodic oxidation under the conditions including 15°C and 0.3 M aqueous solution of oxalic acid, when an applied voltage increases by 10 V, the hole-to-hole distance increases by about 27 nm. By using such anodic oxidation, the diameter of the sub-microholes formed in the 20 alumina layer can be very easily adjusted to 1 μm or less.

When anodic oxidation is used, the formation of a photoresist layer for well patterning, involved in a conventional FED fabrication process, is omitted. Anodic oxidation allows easy formation of a finer well pattern with more enhanced resolution over a large area, when 25 compared to conventional well patterning by a photoresist layer.

Next, an etching process is carried out to extend the depth of the sub-microholes 301H to the surface of the resistive layer 131. In an embodiment wherein the resistive layer is omitted, the depth of the sub-microholes 301H is extended to the surface of the cathode layer 121.

30 The useful etching process to be used herein may be ion milling, dry etching, wet etching, or anodic oxidation. By way of a specific example,

reactive ion etching using a mixed gas of CF_4 and O_2 can be used. When the barrier layer 301B, the anode insulating layer 171, the gate electrode layer 161, and the gate insulating layer 141, all of which are positioned under the sub-microholes 301H, are etched using reactive ion etching, wells 200, inside of which the emitters are positioned, are formed, as shown in FIG. 4C. Consequently, the sub-microholes formed in the gate insulating layer, the gate electrode layer, the anode insulating layer and the alumina layer form unitary channels.

When the gate metal layers or the alumina layer are selectively etched using selective soluble chemicals, the diameter of the sub-microholes may vary from layer to layer.

When the formation of the wells 200 is finished, the remaining alumina layer 301A is removed by, for example, dipping it in a solution of phosphoric acid or a mixed solution of phosphoric acid and chromic acid.

Next, the emitters 150 are formed in the respective wells 200 and being adhered to the surface of the resistance layer, as shown in FIG. 4D. The emitters can be formed from a metal material, a semiconductive material, or a carbon material, for example. Examples of the metal material include gold, platinum, nickel, molybdenum, tungsten, tantalum, chromium, titanium, cobalt, cesium, barium, hafnium, niobium, iron, rubidium, and an alloy thereof. Examples of the semiconductive material include gallium nitride (GaN), titanium oxide (TiO_2), and cadmium sulfide (CdS). Examples of the carbon material include carbon nanofiber, carbon nanotube, carbon nanoparticle, and amorphous carbon.

In an example of formation of the emitters made of a metal material, a direct current-, an alternating current-, or a pulse- voltage is applied to a solution of metal precursor such as metal sulfate, metal nitrate, and metal chloride to thereby grow metal particles in the wells. In this case, the height of growing metal emitters varies depending on the intensity and duration of current applied. Preferably, a metal to be

used for formation of the emitters is selected from metals with good heat resistance, for example, such as tantalum, chromium, molybdenum, cobalt, nickel, titanium, and an alloy thereof.

In an example of formation of the emitters made of carbon nanotubes, first, a catalytic metal for growing carbon nanotubes is applied to the surface of the resistive layer in the wells. For this, the above-described method for formation of the emitters made of a metal material may be used. Then, carbon source for carbon nanotubes is supplied on the surface of the catalytic metal. By way of an example of a carbon supply method, pyrolysis of a mixed gas of hydrocarbon, carbon monoxide and hydrogen at a temperature in the range of about 200 to 1,000 °C, or plasma degradation of the mixed gas can be used. A method of thiolizing pre-synthesized carbon nanotubes and then bonding the thiolized carbon nanotubes to silver (Ag) or gold (Au) may also be used. Pre-synthesized carbon nanotubes may also be applied to the surface of the cathode layer using electrophoresis.

When the resistive layer is omitted, the emitters are formed on the surface of the cathode layer and the above-described methods for formation of the emitters are applied, accordingly.

In each of the wells, only one emitter may be formed. Alternatively, one or more emitters may also be formed in each of the wells according to the diameter of the wells and the size of the emitters.

After the formation of the emitters, a phosphor layer 181 is formed on the anode insulating layer 171, as shown in FIG. 4E. The phosphor layer may be formed using e-beam evaporation, thermal evaporation, sputtering, low-pressure chemical vapor deposition, sol-gel method, electroplating, or electroless plating. In the case of forming a patterned phosphor layer, printing may also be used. In printing, it is preferable to set the size of phosphor particles to be larger than the diameter of the wells. The phosphors may undergo sintering for completion of the phosphor layer. Metal-based phosphors may be angled-deposited

using e-beam evaporation and ceramic-based phosphors may be formed using sputtering. In addition, a method of vacuum packaging a front panel provided with the phosphor layer may also be used.

5 The phosphors to be used in the phosphor layer can be selected from high-voltage phosphors and low-voltage phosphors, taking into account a drive voltage to be applied, intensity of a current, and luminous efficiency.

An anode layer 191 is formed on the phosphor layer 181, as shown in FIG. 4F. The anode layer can also serve to hermetically seal 10 discharge spaces defined by the wells so that the discharge spaces are maintained in vacuum states appropriate to electron emission. In order to hermetically seal the discharge spaces in vacuum states, the anode layer is formed under vacuum atmosphere. The anode layer may be formed using e-beam evaporation or thermal evaporation, for example. 15 The anode layer may be made of a transparent electrode material such as indium tin oxide (ITO).

Industrial Applicability

A field emission display (FED) of the present invention has an 20 integrated triode structure, in which rear and front panels are supported by an anode insulating layer. Therefore, there is no need to have a separate separator and a complex packaging process can be omitted.

In a fabrication method for the FED using anodic oxidation, a well 25 with a submicron-sized diameter can be easily formed throughout a large area. Therefore, a distance between the tip of an emitter and a gate electrode layer and a distance between the tip of the emitter and an anode can be significantly reduced. Consequently, by using the FED fabrication method of the present invention, FEDs with a large area and a significantly reduced operation voltage can be more easily produced.

What is claimed is:

1. A field emission display (FED) with an integrated triode structure, comprising:
 - a substrate;
 - 5 a cathode layer positioned on the substrate;
 - a gate insulating layer, which is positioned on the cathode layer and has a plurality of sub-microholes arranged in a regular pattern;
 - 10 a gate electrode layer, which is positioned on the gate insulating layer and has a plurality of sub-microholes arranged in the substantially same pattern as that of the sub-microholes in the gate insulating layer;
 - 15 an anode insulating layer, which is positioned on the gate electrode layer and has a plurality of sub-microholes arranged in the substantially same pattern as that of the sub-microholes in the gate insulating layer;
 - 20 emitters, which are positioned in wells defined by the sub-microholes in the gate insulating layer, the gate electrode layer and the anode insulating layer, and the emitters being adhered to the cathode layer;
 - a phosphor layer positioned on the anode insulating layer; and
 - 25 an anode layer positioned on the phosphor layer.
2. The FED with an integrated triode structure according to claim 1, wherein the FED further comprises a resistive layer which is positioned between the cathode layer and the gate insulating layer, and the emitters are adhered to the resistance layer.
3. The FED with an integrated triode structure according to claim 1, wherein the wells have a diameter of 4 to 500 nm.
- 30 4. The FED with an integrated triode structure according to claim 1, wherein the thickness of the anode insulating layer is in the

range of 100 nm to 10 μm .

5. The FED with an integrated triode structure according to claim 1, wherein the anode layer hermetically seals discharge spaces defined by the wells.

6. The FED with an integrated triode structure according to claim 1, further comprising a front plate which is positioned on the anode layer.

10

7. A method for manufacturing a FED with an integrated triode structure, the method comprising:

(a) forming, on a substrate, a cathode layer, a gate insulating layer, a gate electrode layer, and an aluminum layer, in order;

15 (b) converting the aluminum layer to an alumina layer using anodic oxidation, until the alumina layer has sub-microholes in a regular arrangement pattern and a barrier layer remained at the lower part of the sub-microholes;

(c) extending the depth of the sub-microholes in the alumina layer 20 to the surface of the cathode layer;

(d) forming emitters in the sub-microholes, the emitters being adhered to the cathode layer;

(e) forming a phosphor layer on the alumina layer; and

25 (f) forming an anode layer on the phosphor layer under vacuum atmosphere.

8. The method according to claim 7, wherein step (a) further comprises forming a resistive layer on the cathode layer, in step (c), the depth of the sub-microholes is extended to the surface of the resistive layer and, and in step (d), the emitters are adhered to the resistive layer.

9. The method according to claim 7, wherein in step (b), the anodic oxidation comprises applying a positive voltage to the aluminum layer in aqueous solution of acidic electrolyte.

5 10. The method according to claim 9, wherein the acidic electrolyte is selected from the group consisting of oxalic acid, sulfuric acid, sulfonic acid, phosphoric acid, and chromic acid.

10 11. The method according to claim 7, wherein in step (b), the diameter of the sub-microholes is in the range of 4 to 500 nm.

12. The method according to claim 7, wherein step (c) is carried out using ion milling, dry etching, wet etching, or anodic oxidation.

15 13. The method according to claim 7, wherein in step (e), a phosphor is applied to the alumina layer using e-beam evaporation, thermal evaporation, sputtering, low-pressure chemical vapor deposition, sol-gel method, electroplating, or electroless plating.

20 14. The method according to claim 7, wherein the method further comprises increasing the diameter of the sub-microholes in the alumina layer by post-chemical treatment after step (b).

25 15. A method for manufacturing a FED with an integrated triode structure, the method comprising:

(a) forming, on a substrate, a cathode layer, a gate insulating layer, a gate electrode layer, an anode insulating layer and an aluminum layer, in order;

30 (b) converting the aluminum layer to an alumina layer using anodic oxidation, until the alumina layer has sub-microholes in a regular arrangement pattern and a barrier layer remained at the lower part of the

sub-microholes;

(c) extending the depth of the sub-microholes in the alumina layer to the surface of the cathode layer;

(c1) removing the alumina layers;

5 (d) forming emitters in the sub-microholes, the emitters being adhered to the cathode layer;

(e) forming a phosphor layer on the anode insulating layer; and

(f) forming an anode layer on the phosphor layer under vacuum atmosphere.

10

16. The method according to claim 15, wherein the anode insulation layer is formed of SiO_2 , SiCOH , or insulating metal oxides.

15 17. The method according to claim 15, wherein step (c1) is carried out by dipping it in a solution of phosphoric acid or a mixed solution of phosphoric acid and chromic acid.

18. The method according to claim 15, wherein step (a) further comprises forming a resistive layer on the cathode layer, in step (c), the 20 depth of the sub-microholes is extended to the surface of the resistive layer and, and in step (d), the emitters are adhered to the resistive layer.

19. The method according to claim 15, wherein the method further comprises increasing the diameter of the sub-microholes in the 25 alumina layer by post-chemical treatment after step (b).

1/8

FIG. 1





FIG. 2



2/8

FIG. 3A





FIG. 3B



3/8

FIG. 3C





FIG. 3D



4/8

FIG. 3E





FIG. 3F



5/8

FIG. 4A





FIG. 4B



6/8

FIG. 4C





FIG. 4D



7/8

FIG. 4E





FIG. 4F



8/8

FIG. 5A





FIG. 5B



INTERNATIONAL SEARCH REPORT

International application No.

PCT/KR2003/002851

A. CLASSIFICATION OF SUBJECT MATTER

IPC7 H01J 1/30

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H01J

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
 Korean Patents and applications for inventions since 1975
 Korean Utility models and applications for Utility models since 1975

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	JP 10-199400 A (FUTABA CORP) 31 July 1998 See the whole documents	1-19
A	JP 10-199398 A (RICOH CO LTD) 31 July 1998 See the whole documents	1-19
A	KR 2002-41664 A (LG ELECTRONICS INC) 3 June 2002 See the whole documents	1-19
A	KR 2002-41665 A (LG ELECTRONICS INC) 3 June 2002 See the whole documents	1-19

Further documents are listed in the continuation of Box C.

See patent family annex.

* Special categories of cited documents:
 "A" document defining the general state of the art which is not considered to be of particular relevance
 "E" earlier application or patent but published on or after the international filing date
 "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)
 "O" document referring to an oral disclosure, use, exhibition or other means
 "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
 "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
 "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
 "&" document member of the same patent family

Date of the actual completion of the international search
 30 MARCH 2004 (30.03.2004)

Date of mailing of the international search report
 30 MARCH 2004 (30.03.2004)

Name and mailing address of the ISA/KR

 Korean Intellectual Property Office
 920 Dunsan-dong, Seo-gu, Daejeon 302-701,
 Republic of Korea
 Facsimile No. 82-42-472-7140

Authorized officer
 LEE, Jung Jae
 Telephone No. 82-42-481-5745



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/KR2003/002851

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
JP 10-199400 A	31. 07. 1998	NONE	
JP 10-199398 A	31. 07. 1998	NONE	
KR 2002-41664 A	03. 06. 2002	NONE	
KR 2002-41665 A	03. 06. 2002	NONE	